One of the trends I saw at APEC 2013 this year was a move away from full –blown DSP/high level processor control to a “keep it simple” state-machine, less powerful, but lower power control solution ...
Designing a synchronous finite state machine (FSM) is a common task for a digital logic engineer. This paper discusses a variety of issues regarding FSM design using Verilog and VHDL coding styles.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results