Abstract: This paper presents a 28 nm CMOS 500 MS/s 12b three-stage pipeline SAR ADC based on a triple-cascode single-stage floating residue amplifier with virtual supply extension to improve its ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results